EXAMINER: H. Nguyen ART UNIT: 2816

#### **REMARKS**

Claims 1-3, 5, 7-12, and 14-21 are pending in the present case. Claims 4 and 6 were cancelled previously; Claim 13 is cancelled herein. Claims 1, 11, 14, 20, and 21 are amended herein. Applicants respectfully request reconsideration in view of the above amendments to the present application, and the arguments set forth below. No new matter is added herein.

### ALLOWABLE SUBJECT MATTER

The Applicant respectfully thank the Examiner for pointing out that Claims 11-13 contained allowable subject matter. Claim 13 is cancelled herein. Claim 1 is amended herein to incorporate the allowable subject matter of Claim 13.

#### **OBJECTIONS TO THE DRAWINGS**

The drawings are objected to under 37 CFR 1.83(a) for not depicting the oscillators recited in Claims 9, 17, and 18. The Applicant respectfully point out that a corrected Replacement Sheet for Figure 1 was provided with the Request for Continuing Examination (RCE) filed by the Applicant on August 6, 2003, wherein this Replacement Sheet depicts the oscillator element labeled by marker label --150--. Further, the RCE filed August 6, 2003 amended the specification to effect this change to Figure 1. A duplicate of this Replacement Sheet, along with a copy of the original sheet provided for Figure 1, is attached hereto, along with a copy of the RCE of August 6, 2003. The Applicant respectfully requests the Examiner's review and approval.

SERIAL No. 10/015,033 EXAMINER: H. Nguyen F0958 ART UNIT: 2816

#### REJECTIONS OF THE CLAIMS UNDER 35 USC 112

In the Office Action, Claims 14-21 are rejected as indefinite under 35 USC 112 (second paragraph). Claim 14 was rejected as misdescriptive for reciting "which causes a capacitor to switch between ground and a node". As amended herein, Claim 14 reads as follows:

- 14. (Currently Amended) A switched capacitor controller for controlling a rise time of an on-chip generated voltage source, comprising:
  - a charge pump;
- a ramp generator coupled to said charge pump, wherein said ramp generator comprises a switched capacitor;
- a regulator circuit coupled to said switched capacitor circuit which causes a capacitor to switch between ground <u>potential</u> and <u>the potential of</u> a node, wherein a stair-step ramp signal is generated and said rise time is controlled according to said switched capacitor.

(underlining added herein for emphasis). As amended herein, Claim 14 recites that the capacitor is caused to switch between ground potential and the potential of a node. The Applicant respectfully asserts that, by delineating the potentials between which the capacitor is switched, Claim 14, as amended herein, is definite under 35 USC 112 (second paragraph).

Claim 20 was rejected as indefinite because the clock signal recited in the claim was not clear from the drawings. As amended herein, Claim 20 reads as follows:

EXAMINER: H. Nguyen ART UNIT: 2816

SERIAL No. 10/015,033 F0958

20. (Currently Amended) In a flash memory, a method for controlling a rise time of an on-chip generated voltage source used to program said flash memory, comprising:

generating a programming voltage VPP from a power supply, wherein said programming voltage is greater than voltage VCC from said power supply;

activating a program signal to program a cell of said flash memory;

generating a stair-case ramp based on said programming voltage in response to said program signal, wherein steps of said stair-case ramp have a period corresponding to a clock signal generated by a clock generator and voltage increases corresponding to a reference voltage times a ratio of two capacitor values.

(underlining added herein for emphasis). As amended herein, Claim 14 recites that the clock signal is generated by a clock generator, such as that depicted by element number 103 of Figure 1. The Applicant respectfully asserts that, by delineating that the clock signal is generated by a clock generator depicted in the drawing figures, Claim 20, as amended herein, is definite under 35 USC 112 (second paragraph).

In the Office Action, Claims 15-19 and 21 were also rejected under 35 USC 112 (second paragraph) as indefinite, due to the technical deficiencies of Claims 1 (sic) and 20. The Applicant respectfully assumes that the Examiner meant that Claims 15-19 were rejected due to technical deficiencies of Claim 14. Claims 15-19 depend upon independent Claim 14, and thus incorporate each and every one of its elements. As above, Applicant respectfully asserts that Claim 14, as amended herein, is sufficiently definite under 35 USC 112 (second paragraph). Thus, Applicant respectfully asserts that its dependent Claims 15-19 are sufficiently definite as well.

EXAMINER: H. Nguyen ART UNIT: 2816

Likewise, Claim 20 depends upon independent Claim 20, and thus incorporate each and every one of its elements. As above, Applicant respectfully asserts that Claim 20, as amended herein, is sufficiently definite under 35 USC 112 (second paragraph). Thus, Applicant respectfully asserts that its dependent Claim 21 is sufficiently definite as well.

The Applicant respectfully asserts that, as amended herein, Claims 14-19 and 20-21 are definite under 35 USC 112 (second paragraph). Applicant respectfully requests the Examiner's review and allowance.

#### REJECTIONS OF THE CLAIMS UNDER 35 USC 102

Claims 1-3, 5, and 7-10 are rejected under 35 USC 102(b) as anticipated by US Patent No. 5,168,174 to Naso, et al., hereinafter the Naso reference.

Applicants have reviewed the reference cited and respectfully assert it does not anticipate the embodiments of the present invention as recited in Claims 1-3, 5, and 7-10 for the following rationale.

As Applicants understand the reference, Butts teaches a negative voltage charge pump with feedback control. However, Butts does not teach or suggest a circuit having either:

- (1) a divide by N counter coupled to a ramp generator,
- (2) a switched capacitor network switches between ground potential and the potential of a node of a capacitor divider network, or
- (3) a node is coupled to a CMOS comparator, all of which are pointed out as <u>allowable subject matter</u> by the Examiner. Thus, Butts differs from the embodiment of the present invention recited by Claim 1, as amended herein.

SERIAL No. 10/015,033 F0958 EXAMINER: H. Nguyen ART UNIT: 2816

#### As amended herein, Claim 1 reads as follows:

1. (Currently Amended) A circuit for controlling the rise time of a signal, comprising:

a voltage multiplier which converts an input voltage to an output voltage greater than said input voltage;

a ramp generator coupled to said voltage multiplication circuit which controls said output voltage from said voltage multiplication circuit, wherein a ratio between a first capacitor of said ramp generator and a second capacitor of said ramp generator determines said rise time of said signal; and a divide by N counter coupled to said ramp generator.

(underlining added herein for emphasis). Claim 13 is cancelled herein. The allowable subject matter of Claim 13, relating to a divide-by-N counter, has been incorporated into Claim 1, as amended herein, such that Claim 1, as amended herein, recites the divide-by-N counter.

A divide-by-N counter is not taught of suggested by Naso. Thus, the Applicant respectfully asserts that Naso does not anticipate or suggest the embodiment of the present invention recited by Claim 1, as amended herein. The Applicant thus respectfully asserts that Claim 1, as amended herein, overcomes Naso. Applicant respectfully asserts therefore that Claim 1, as amended herein, and its dependent Claims 2-3, 5, and 7-12 are allowable under 35 USC 102(b). The Applicant respectfully requests the Examiner's review and allowance.

#### CONCLUSION

By the rationale stated above, the Applicant respectfully asserts that the embodiments of the present invention as recited in Claims14-21 are definite under 35 USC 112 (second paragraph). Further, by the rationale stated above, the

SERIAL No. 10/015,033 F0958 EXAMINER: H. Nguyen ART UNIT: 2816

Applicant respectfully asserts that the embodiments of the present invention as recited in Claims 1-3, 5, and 7-12 are allowable under 35 USC 102(b). The Applicant respectfully asserts therefore that Claims 1-3, 5, 7-12, and 14-21 are in condition for allowance. Accordingly, Applicants respectfully request that the rejection of Claims 14-21 under 35 U.S.C. 112 (second paragraph) and of Claims 1-3, 5, and 7-10 under 35 U.S.C. 102(b) be withdrawn and that Claims 1-3, 5, 7-12, and 14-21 be timely allowed.

Please charge our deposit account No. 23-0085, for any unpaid fees.

Respectfully submitted,

WAGNER, MURABITO & HAO, LLP

Dated: \_\_\_\_\_\_, 2004

Lawrence R. Gderke Registration No. 45,927

WAGNER, MURABITO & HAO, LLP Two North Market Street, Third Floor San Jose, CA 95113

Tel.: (408) 938-9060 Fax: (408) 938-9069



) N			IN THE UNITED	STATES PATENT Patent Application		DEMARK OFFICE	E		
	envelone	hearing F	this transmittal of the below oxpress Mail Postage and an Patents, Alexandria, VA 2231	Express Mail label, with the	e below serial numl	he United States Postal ber, addressed to Mail S	Service top RCE	in an ,	
Ì	Express N Label No.:	Mail 😓	V302956450US	Name of Person Making the Deposit:	e ANTHONY	СНОИ	<u> </u>		
	Date of Deposit:		/06/03	Signature of the Person Making the Deposit:	anth	my//	71		
•	In re A	pplicat	ion of: CHUNG,	Michael S.C.				-	
	Serial N	lo.:	10/015,033	3	Examiner:	NGUYEN, H.			
	Filed:		12/11/01		Art Unit:	2816			
	For:		ITCHED-CAPACIT N-CHIP GENERAT			ROL THE RISE	TIMI	ES	
		sioner F	For Patents 22313-1450						
	· <u>I</u>	REQUI	EST FOR CONTIN (SUBSE	IUED EXAMINA CTION(B) OF 35 I			<u>L</u>		
	This is a		est for Continued Exa	mination (RCE) unde	er 37 C.F.R. §	1.114 for the abov	e-ider	ntified	
	1.	Submi	ssion required under	a filing under 37 C.F.	.R. § 1.114				
		a.	[ ] Previously subm	nitted					
		i.	filed on	endment(s)/ reply un			у		
		ii.		guments in the Appea			, ,		
		iii.	[ ] Other		_		ECHN		-11
		b.	[X] Enclosed	•			CHNOLOGY CENTER 2800	FEB	RE(
		i.	[X] Amendment/F	Reply			30 1	$\overline{\omega}$	RECEIVED
		ii	[ ] Affidavit(s)/Decla	aration(s)			WTER	2004	Æ)
		iii.	[ ] Information Disc	losure Statement (ID	S)		2800		
		iv. 😘	[X] Other 1 sheet	of replacement draw	ings		ي ا		
	2.	Miscel	laneous						
		a.	CFR 8 1 103(c) fo	action on the above-i r a period of Il not exceed 3 months: Fee	months.		d unde	er 37	
		b.	Other		_			//	//



### **Extension of Term**

- 3. The proceedings herein are for a patent application and the provisions of 37 C.F.R. 1.136 apply.
- (a) [X] Applicant petitions for an extension of time under 37 C.F.R. 1.136 (fees: 37 C.F.R. 1.17(a)-(d) for the total number of months checked below:)

Extension	<u>Fee</u>
[X] one month	\$110.00
[ ] two months	\$400.00
[ ] three months	\$920.00
[ ] four months	\$1,440.00

Fee \$110.00

If an additional extension of time is required, please consider this a petition therefor.

(b) [ ] Applicant believes that no extension of term is required. However, this conditional petition is being made to provide for the possibility that applicant has inadvertently overlooked the need for a petition for extension of time.

#### FEES DUE

The RCE fee under 37 C.F.R. § 1.17(e) is required by 37 C.F.R. § 1.114 when the RCE is filed.

CLAIMS										
	NO. OF CLAIMS		EXTRA CLAIMS	RATE	FEES					
Basic Applicatio	\$750.00									
Total Claims	21	Minus Highest Prev. Paid	0	X \$18 =	\$0.00					
Independent Claims	3	Minus Highest Prev. Paid	0	X \$84 =	\$0.00					
If multiple deper	\$0.00									
TOTAL APPL	\$750.0E									


#### PAYMENT OF FEES

- 1. The full fee due in connection with this communication is provided as follows:
- The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No.: 23-0085.

  A duplicate copy of this authorization is enclosed.
- [X] A check in the amount of \$ 860.00



7 3 300t





[ ] Charge any fees required or credit any overpayments associated with this filing to Deposit Account No.: 23-0085.

Please direct all correspondence concerning the above-identified application to the following address:

WAGNER, MURABITO & HAO LLP Two North Market Street, Third Floor San Jose, California 95113 (408) 938-9060

Respectfully submitted,

Date: August 6, 2003

Mehlin Dean Matthews

Reg. No. 46,127





Patent



# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of :

Chung, Michael S.C.

Examiner: Nguyen, H.

Serial No.: 10/015,033

Art Unit:

2816

Filed: 12/11/01`

For: A SWITCHED-CAPACITOR

CONTROLLER TO CONTROL THE RISE TIMES OF ON-CHIP

GENERATED HIGH VOLTAGES

AMENDMENT AND RESPONSE TO OFFICE ACTION

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Serial No.: 10/015,033

Dear Sir:

In response to the Office Action mailed July 22, 2003 for the above captioned patent application, Applicant respectfully requests entry of the following amendments and consideration of the following remarks.

Examiner: NGUYEN, H.





Please replace the paragraph on page 5 beginning with "Referring to Figure 1..." with the following paragraph:

Referring to Figure 1, a circuit diagram of the currently preferred embodiment of the present invention is shown. The circuit comprises a charge pump 101. Alternatively, a voltage multiplication circuit may be implemented in place of the charge pump 101. The charge pump 101 is typically comprised of a series of MOS diode connected transistors and coupling capacitors driven by two-phase non-overlapping clocks generated from a primary clock signal labeled OSC. The OSC signal is usually the output of an on-chip ring oscillator circuit 150. The OSC signal is also input to the divide by N counter 102. The divide by N counter 102 is a binary digital counter that performs a "divide by N" function where N is a power of two. The output from the divide by N counter 102 is a clock signal, OSCD, whose frequency is equal to that OSC divided by N where  $N=2^{M}$ , with being the width of in bits of the binary counter represented by the counter. The OSCD output from the divide by N counter 102 is fed as an input to the non-overlapping two-phase clock generator 103. The clock generator 103 generates two non-overlapping clock phases, PHI1 and PHI2, which have the same frequency as the output from the counter 102. The two non-overlapping clock phase signals are input to block 104. Block 104 creates two "gated" versions of the PHI1 and PHI2 signals, referred to as PHI1A and PHI2A. The PHI1A and PHI2A signals are controlled by the control signals PGM and PGMV. When both PGM and PGMV are low, both PHI1A and PHI2A are pulled up to logic high (e.g.,  $V_{CC}$ ). When PGMV is high and PGM is low, PHI1A is

Serial No.: 10/015,033 Examiner: NGUYEN, H.



pulled up to  $V_{CC}$  while PHI2A is grounded. Finally, when PGMV is low and PGM is high, PHI1A is logically equivalent to PHI1 while PHI2A is equivalent to PHI2. In other words, when PGM is high and PGMV is low, PHI1A and PHI2A function as a pair of non-overlapping two phase clock signals. It should be noted that, by design, there will never be a situation whereby both PGM and PGMV are both high. Circuit block 105 comprises a voltage level shifter that converts the control signal ENVPP to a level shifted inverted signal, VPPONBH.

Serial No.: 10/015,033 Examiner: NGUYEN, H.



# AMENDMENTS TO THE DRAWINGS

An amended Figure 1 is attached. The amendment to Figure 1 is described in the Remarks. No new matter has been added.

Serial No.: 10/015,033 Examiner: NGUYEN, H.

Art Unit: 2816

LISTING OF THE CLAIMS (1-21)

Claim 1 (currently amended): A circuit for controlling a rise-time of a signal, comprising:

a voltage multiplication circuit which converts an input voltage to an output voltage greater than said input voltage;

a switched capacitor circuit ramp generator coupled to said voltage multiplication circuit which controls said output voltage from said voltage multiplication circuit, wherein a ratio between a first capacitor of said ramp generator switched capacitor circuit and a second capacitor of said ramp generator switched capacitor circuit determines said rise-time of said signal, said circuit for controlling a rise time of a signal further comprises a constant ramp generator.

Claim 2 (original): The circuit of Claim 1, wherein said voltage multiplication circuit comprises a charge pump.

Claim 3 (original): The circuit of Claim 1, wherein said signal is used to program and erase Flash EPROM cells.

Claim 4 (canceled)

Claim 5 (original): The circuit of Claim 1, wherein said signal comprises a staircase ramp signal.

Serial No.: 10/015,033 Examiner: NGUYEN, H.

Art Unit: 2816

Claim 6 (canceled)

Claim 7 (currently amended): The circuit of Claim 1 further comprising a level shifter-to-shut off said signal.

Claim 8 (original): The circuit of Claim 1 further comprising two non-overlapping clock signals.

Claim 9 (currently amended): The circuit of Claim 1 further comprising a ring oscillator coupled to said <u>ramp generator switched capacitor circuit</u>.

Claim 10 (currently amended): The circuit of Claim 1 further comprising a capacitor divider network coupled to saida switched capacitor circuitnetwork.

Claim 11 (currently amended): The circuit of Claim 10, wherein said switched capacitor circuit network switches between ground and a node of said capacitor divider networkdivider node which has a constant reference voltage according to a feed back system.

Claim 12 (currently amended): The circuit of Claim 11, wherein said <u>node is coupled</u> tofeedback system comprises a CMOS comparator.

Claim 13 (original): The circuit of Claim 1 further comprising a divide by N counter.

Serial No.: 10/015,033

Examiner: NGUYEN, H. D. Art Unit: 2816

COPY

Claim 14 (previously amended): A switched capacitor controller for controlling a rise time of an on-chip generated voltage source, comprising:

a charge pump;

a ramp generator coupled to said charge pump, wherein said ramp generator comprises a switched capacitor;

a regulator circuit coupled to said switched capacitor circuit which causes a capacitor to switch between ground and a node, wherein a stair-step ramp signal is generated and said rise time is controlled according to said switched capacitor.

Claim 15 (original): The switched capacitor controller of Claim 14, wherein said rise time is controlled according to a ratio of two capacitors.

Claim 16 (original): The switched capacitor controller of Claim 14, wherein said on-chip generated voltage source is used to program a Flash memory.

Claim 17 (original): The switched capacitor controller of Claim 14 further comprising an oscillator coupled to said charge pump which generates an oscillating signal input to said charge pump.

Claim 18 (original): The switched capacitor controller of Claim 17 further comprising:

a divider coupled to said oscillator;

a non-overlapping two phase clock generator coupled to said divider.

Serial No.: 10/015,033 Examiner: NGUYEN, H.

-7-



Claim 19 (original): The switched capacitor controller of Claim 14, wherein said ramp generator further comprises a capacitor divider network.

Claim 20 (currently amended): In a flash memory, a method for controlling a rise time of an on-chip generated voltage source used to program said flash memory, comprising:

generating a programming voltage <u>VPP</u> from a power supply, wherein said programming voltage is greater than voltage <u>VCC</u> from said power supply;

activating a program signal to program a cell of said flash memory;

generating a stair-case ramp based on said programming voltage in response to said program signal, wherein steps of said stair-case ramp have a period corresponding to a clock signal and voltage increases corresponding to a reference voltage times a ratio of two capacitor values.

Claim 21 (original): The method of Claim 20 further comprising the step of switching a capacitor between ground and a node voltage to generate said staircase ramp.

Serial No.: 10/015,033

Examiner: NGUYEN, H)
Art Unit: 2816

COPY

**REMARKS** 

The objections, rejections and comments of the Examiner set forth in the Office

Action dated April 7, 2003 have been carefully reviewed by the Applicant.

The drawing are objected to under 37 CFR 1.83(a) for failing to show every

feature of the invention specified in the claims. With respect to a "ring oscillator" and

"oscillator," Figure 1 has been amended to include a box labeled "150" around the signal

terminal "OSC" to represent an oscillator that is the source of the signal "OSC." In

addition, the specification has been amended to attribute the label "150" to the ring

oscillator described as the source of the signal "OSC" in the specification at page 5, lines

19-20.

With respect to a "regulator circuit," the Applicant points out that the regulator

circuit is shown in Figure 1 (in block 123), and described in the specification at page 8,

lines 10-17.

With respect to "a programming voltage," the Applicant points out that the

voltage VPP is shown in Figure 1, and described as a programming voltage at page 3,

lines 5-7.

Serial No.: 10/015,033

Examiner: NGUYEN, H.

Art Unit: 2816

-9-

Claims 1-3, 5-13/20 and 21 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 1 has been amended to replace the misdescriptive term "a switched capacitor circuit" with a reference to a "ramp generator." The ramp generator is shown as block 11 in Figure 1, and comprises a first capacitor and a second capacitor.

Claim 6 has been canceled.

Claim 7 has been amended to delete the phrase "to shut off said signal."

Claim 11 has been amended to delete the reference to "a constant reference voltage according to a feedback system." Claim 11 has also been amended to depend from Claim 10

Claim 20 has been amended to refer to clarify programming voltage by referencing the program voltage to VPP. The power supply voltage has also been referenced to VCC. Then generation of VPP from VCC is described on page 3, lines 5-7, and elsewhere in the specification

In summary, Applicant asserts that Claims 1-3, 5, 7-13, and 20-21 are in condition for allowance and earnestly solicits such action by the Examiner.

Serial No.: 10/015,033 Examiner: NGUYEN, H.

Please charge-any additional fees or apply any credits to our PTO deposit account

number: 23-0085.

Respectfully submitted,

WAGNER, MURABITO & HAO

Date: 10005 6, 2003

Serial No.: 10/015,033

Mehlin Dean Matthews

Registration Number:

46,127

WAGNER, MURABITO & HAO Two North Market Street Third Floor

San Jose, CA 95113

408-938-9060

COPY

Examiner: NGUYEN, H.